发明名称 Digital-to-analog converter D.C. offset correction comparing converter input and output signals
摘要 A method and apparatus for adaptively correcting D.C. offset errors imposed upon signals in a communication device. The present invention includes a feedback loop correction circuit and method for measuring and reducing D.C. offset errors imposed upon analog transmission signals by transmit digital-to-analog converters (DACs) and associated analog reconstruction filters. A digital feedback loop is used to remove the D.C. offset errors from the analog transmission signals prior to transmission. In the preferred embodiment, the digital feedback loop includes a pair of analog-to-digital converters, a digital D.C. offset correction circuit, and a pair of adders. The transmission signals are digitized, filtered, and digitally processed by the correction circuit to generate offset correction signals that are equal to the undesired D.C. offset error present in the transmission signals. The correction signals are added to the digital input baseband signals thereby removing the undesirable D.C. offset errors from the transmission signals. In one preferred embodiment, the analog-to-digital converters comprise differential comparators that generate digital signals representative of the signs of the analog transmission signals. The digital D.C. offset correction circuit processes the digital signals output by the differential comparators using a selected digital signal processing technique. In one embodiment, the offset correction circuit uses a "sign bit" digital signal processing technique whereby the sign bits generated by the differential comparators are continuously integrated. The preferred embodiment of the present invention uses an MSB technique whereby sign characteristics of both the digital baseband signals and associated transmission signals are analyzed to produce the feedback correction signals. In accordance with this technique, integrators are disposed to measure zero crossing time delays between the baseband signals and the filtered signals. The zero crossing time delays are measured by analyzing the relative signs of the baseband signals and the filtered signals. The zero crossing time delays are used in the preferred embodiment as an estimate of the D.C. offset errors present in the transmission signals.
申请公布号 US6154158(A) 申请公布日期 2000.11.28
申请号 US19980107054 申请日期 1998.06.30
申请人 QUALCOMM INCORPORATED 发明人 WALKER, BRETT CHRISTOPHER
分类号 H03M1/10;H03C3/40;H03M1/06;H03M1/66;H04L27/00;(IPC1-7):H03M1/10 主分类号 H03M1/10
代理机构 代理人
主权项
地址