A MEMORY ADDRESS TRANSLATION SYSTEM AND METHOD FOR A MEMORY HAVING MULTIPLE STORAGE UNITS

摘要

A memory address translation system and method for use in a computer system having one or more processors coupled to supply (i.e., issue) addresses to a main memory, wherein the main memory includes multiple Memory Storage Units (MSUs), and wherein the multiple MSUs are divided into multiple groups of MSUs. An address issued by a processor is first mapped to a selected one of the multiple groups of MSUs according to a first mapping function, and then the address is further mapped to a selected one of the MSUs that is included in the selected group.