发明名称 RETURN ADDRESS ADDING MECHANISM FOR USE IN PARALLEL PROCESSING SYSTEM
摘要 When memory access is to be accomplished in a parallel processing system, interfacing between networks is simplified by generating network control information for the return of read out data in the networks and embedding it into requests. For this purpose, flip-flops for identifying input port numbers are provided in each network through which requests are to be transferred, the identified input numbers are embedded into the requests to be transferred and, when returning data, this information is used as network switching control information. Furthermore, the outputs of arbiters in the networks through which requests are transferred are used as input port numbers.
申请公布号 CA2117506(C) 申请公布日期 2000.10.10
申请号 CA19942117506 申请日期 1994.08.16
申请人 NEC CORPORATION 发明人 ODA, MINORU
分类号 G06F13/16;G06F13/40;(IPC1-7):G06F15/80 主分类号 G06F13/16
代理机构 代理人
主权项
地址