An image processor which elongates a motion compensation predicted image with a small circuit scale and comprises an image memory having a processing area for performing motion compensation and an adder which performs interpolation calculation for forming a reference image from 1/2-accuracy motion vectors, stores the calculation results in the image memory. The addition of the reference image and differential data is also processed by the adder in time division. <IMAGE>
