摘要 |
In a semiconductor integrated circuit device, after electric power starts being supplied thereto, when a control circuit 2 is turned on, a test signal is fed in via a clock output terminal 6. At this time, an on/off control signal is at a low level, which causes a controller 14 to feed a low-level signal through a buffer 17 to the gate terminal G of a latch circuit 15, and thus the test signal fed through a buffer 9 to the input terminal D of the latch circuit 15 is fed from the output terminal Q thereof to the controller 14. Having received the test signal, the controller 14 recognizes establishment of a test mode and turns the on/off control signal to a high level. This causes the latch circuit 15 to stop operating, and thus the controller 14 feeds a clock through an AND circuit 16 and a buffer 8 to a clock output terminal 6 for external output.
|