发明名称 |
Semiconductor memory device with high data read rate |
摘要 |
A memory cell array has a plurality of memory cells arranged in a matrix. A row decoder has a multiple selection period when a plurality of word lines are simultaneously selected and word lines are sequentially selected. A plurality of sense amplifiers are arranged for each bit line. These sense amplifiers are selectively connected to the bit lines by switch circuits formed on the bit lines. A sense amplifier receives data from memory cells on one bit line through a switch circuit. A plurality of word lines are simultaneously selected and sequentially set at a high level. Data from memory cells on one bit line are sequentially received by the sense amplifier and amplified.
|
申请公布号 |
US6125071(A) |
申请公布日期 |
2000.09.26 |
申请号 |
US19990296268 |
申请日期 |
1999.04.22 |
申请人 |
KABUSHIKI KAISHA TOSHIBA |
发明人 |
KOHNO, FUMIHIRO;TODA, HARUKI |
分类号 |
G11C11/401;G11C8/08;G11C8/10;(IPC1-7):G11C8/00 |
主分类号 |
G11C11/401 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|