发明名称 |
Multi-cycle I/O ASIC communication system having an arbiter circuit capable of updating address table associated with each I/O ASIC on bus |
摘要 |
An arbiter circuit is employed to isolate a processor from a plurality of Input/Output Application Specific Integrated Circuits ("I/O ASICs"). The processor is coupled to the arbiter through a control bus, an address bus and a data bus. The arbiter is coupled to the I/O ASICs through an extension of the control bus and a combined address/data bus. The arbiter manages control of the control bus extension and address/data bus to enable contemporaneous transmission ("broadcast") of messages to the I/O ASICs, and enable the processor to access the I/O ASICs. Only one of the I/O ASICs is granted control of the control bus extension and address/data bus at any point in time. The processor may also be granted sole control of the control bus extension and address/data bus.
|
申请公布号 |
US6112258(A) |
申请公布日期 |
2000.08.29 |
申请号 |
US19980044291 |
申请日期 |
1998.03.19 |
申请人 |
3COM CORPORATION |
发明人 |
MILLER, DAVID S.;DELONG, KENNETH J. |
分类号 |
G06F13/364;(IPC1-7):G06F13/00 |
主分类号 |
G06F13/364 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|