发明名称 METHOD FOR MEASURING OVERLAY RATIO OF MASK
摘要 PURPOSE: A method is provided for detecting a deviation of mask alignment in continuous semiconductor manufacturing process using various masks. CONSTITUTION: A first conductive pattern is formed on a conductive layer of semiconductor substrate with a second mask by photo etching process, and forming a second conductive pattern with same process in next. Central taps(40,45) are placed between taps(30,35) of a bridge pattern(P) at which a width(W3) of a first conductive pattern is reduced to a width(W4) of a second one by etching process. A bridge pattern is symmetric against to a junction point of a horizontal line connecting to taps(30,35) and a vertical line connecting to taps(40,45). In a case, an equation of V/I=(R1-R2)/2=(delta W)/2 is achieved, w here R1 is a resistance between taps(30,40), R2 is a resistance between taps((40,35), and delta W is a deviation of conductive pattern width, so a variation of conductive pattern width(delta W) corresponding an overlay ratio of mask pattern can be calculated by measuring a variation(delta R) of conductive pattern resistance.
申请公布号 KR20000051045(A) 申请公布日期 2000.08.16
申请号 KR19990001278 申请日期 1999.01.18
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 KIM, HO CHEOL;SEONG, NAK GUN
分类号 H01L21/66;(IPC1-7):H01L21/66 主分类号 H01L21/66
代理机构 代理人
主权项
地址
您可能感兴趣的专利