发明名称 Digital controlled oscillation circuit and PLL circuit
摘要 A digital controlled oscillation circuit which has a wide oscillation frequency range and continuous and smooth transition of the oscillation frequency and can prevent occurrence of jitter: in which provision is made of a first delay circuit for delaying a first signal by a control signal and outputting the same as a first delay signal; a second delay circuit for delaying a second signal by the control signal and outputting the same as a second delay signal; an RS FF which switches a first output signal from low to high and switches a second output signal from high to low and outputs the same when receiving as its input the first delay signal, while switches the first output signal from high to low and switches the second output signal from low to high and outputs the same when receiving as its input the second delay circuit; and first and second switching detection circuits for generating first and second delay circuits when detecting that the first and second output signals switch from high to low.
申请公布号 US6094081(A) 申请公布日期 2000.07.25
申请号 US19980145886 申请日期 1998.09.02
申请人 SONY CORPORATION 发明人 YANAGIUCHI, HIROSHI
分类号 H03K5/13;H03K3/03;H03L7/099;(IPC1-7):H03K5/13 主分类号 H03K5/13
代理机构 代理人
主权项
地址