发明名称 |
Processor and instruction set with predict instructions |
摘要 |
A processor architecture with an instruction set having a predict instruction, the predict instruction providing static prediction information and a statically predicted target address to the processor for a branch instruction. The processor decodes a predict instruction to obtain an associated pair of addresses comprising a predicted target address and a referenced instruction address, and fetches a predicted target instruction having an instruction address matching the predicted target address when a fetched and decoded branch instruction has an instruction address matching the referenced instruction address.
|
申请公布号 |
US6092188(A) |
申请公布日期 |
2000.07.18 |
申请号 |
US19990348406 |
申请日期 |
1999.07.07 |
申请人 |
INTEL CORPORATION |
发明人 |
CORWIN, MICHAEL P.;YEH, TSE-YU;POPLINGHER, MIRCEA;SCAFIDI, CARL C. |
分类号 |
G06F9/32;G06F9/38;(IPC1-7):G06F15/00 |
主分类号 |
G06F9/32 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|