发明名称 Method of manufacturing a semiconductor device including implanting threshold voltage adjustment ions
摘要 Disclosed is a manufacturing method of semiconductor device which can simplify the manufacturing procedures for transistors with different gate insulation film thickness in the same substrate. According to the present invention, a manufacturing method for semiconductor device having NMOS and PMOS transistors with gate insulation films of different thickness from each other, is formed by the following processes. First, a semiconductor substrate in which a low voltage NMOS transistor region, a high voltage NMOS transistor region, a low voltage PMOS transistor region, and a high voltage PMOS transistor region are defined by isolation films, is provided. Next, a N well is formed in the low and high voltage PMOS transistor regions and threshold voltage adjustment ions for high voltage PMOS transistor are then implanted into the N well. Afterward, a P well is formed in the low and high voltage NMOS transistor regions and threshold voltage adjustment ions for low voltage NMOS transistor are then implanted into the P well. Next, a mask pattern exposing the high voltage NMOS transistor region and the low voltage PMOS transistor region is formed on the substrate. Threshold voltage adjustment ions for low voltage PMOS transistor are implanted into the exposed P well of the high voltage NMOS transistor region and the N well of the low voltage PMOS transistor region and the mask pattern is then removed. Next, a first gate insulation film is formed on the substrate and the first gate insulation film existing on the low voltage NMOS and PMOS transistors regions is removed. A second gate insulation film is then formed on the substrate.
申请公布号 US6090652(A) 申请公布日期 2000.07.18
申请号 US19970996011 申请日期 1997.12.22
申请人 HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. 发明人 KIM, JAE-KAP
分类号 H01L21/265;H01L21/336;H01L21/8238;H01L27/092;H01L29/786;(IPC1-7):H01L21/823 主分类号 H01L21/265
代理机构 代理人
主权项
地址