发明名称 Method and apparatus for improving performance of DRAM subsystems with SRAM overlays
摘要 A memory system reducing or eliminating the effects of DRAM page-opening delays or row access delays is provided. The system uses DRAM and fast memory such as SRAM. SRAM is used to store the initial portions of data from data blocks and corresponding portions of DRAM are used to store the terminal portions of data from the data blocks. When access to a block of data is requested, DRAM row access procedures are initiated. During the delay period, while DRAM row access procedures are occurring, the initial portion of data from the requested block is read-out from SRAM. By about the time the initial data read-out from SRAM is completed, DRAM row access procedures are completed and the remaining portion of the data is read-out from DRAM.
申请公布号 US6078532(A) 申请公布日期 2000.06.20
申请号 US19990241836 申请日期 1999.02.01
申请人 CISCO TECHNOLOGY INC. 发明人 RIVERS, JAMES P.;DEJAGER, GREGORY L.;YEN, DAVID H.;FINDLATER, STEWART;ERICKSON, BRADLEY;EMERY, SCOTT A.
分类号 G11C7/22;G11C11/00;G11C11/418;G11C11/419;(IPC1-7):G11C7/00 主分类号 G11C7/22
代理机构 代理人
主权项
地址