发明名称 |
Computational structure having multiple stages wherein each stage includes a pair of adders and a multiplexing circuit capable of operating in parallel |
摘要 |
A modular computational structure includes a pipeline having first and second adder stages. Each adder stage includes a pair of adders which operate in parallel, and outputs ports of the first adder stage are coupled to input ports of the second adder stage. Rounding logic and an accumulator are included in the second stage. By varying the inputs to the first and second stages a variety of complex arithmetic functions suitable for video encoding can be implemented. Examples of the operations include completion of multiply and multiply-and-accumulate operations, averages of two values, averages of four values, and merged difference and absolute value calculation.
|
申请公布号 |
US6078941(A) |
申请公布日期 |
2000.06.20 |
申请号 |
US19980209957 |
申请日期 |
1998.12.10 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
JIANG, SHAO-KUN;WONG, RONEY S.;PETER-SONG, SEUNGYOON |
分类号 |
G06F7/50;G06F7/499;G06F7/544;G06F7/57;G06F9/38;(IPC1-7):G06F7/52 |
主分类号 |
G06F7/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|