发明名称 COMBINED VOLTAGE AND CURRENT SLEW RATE LIMITING
摘要 <p>An inductive load is managed to reduce unnecessary induced electromagnetic radiation as caused by unwanted voltage and/or current fluctuations. The management is accomplished through combined current and voltage slew rate limiting of a transistor driving the inductive load. This management may be effected through a combination of analog and digital circuitry.</p>
申请公布号 WO2000027032(A1) 申请公布日期 2000.05.11
申请号 US1999025545 申请日期 1999.10.29
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址