发明名称 Method to form a ragged poly-Si structure for high density DRAM cells
摘要 A method for fabricating a capacitor on a semiconductor device is disclosed herein. The method includes the following steps. A first dielectric layer is formed on the semiconductor device in which the semiconductor device has a substrate. Next, a second dielectric layer is formed on the first dielectric layer. Successively, the first dielectric layer, the second dielectric layer and the semiconductor device is etched to form a hole contacting the substrate. Subsequently, a first conductive layer is formed in the hole and on the second dielectric layer. The next step is to pattern the first conductive layer to form a bottom electric electrode of the capacitor. Next, a third dielectric layer is formed on the first conductive layer to make a portion of the first conductive layer that is not covered by the third dielectric layer. The next step is to oxidize the third dielectric layer and the first conductive layer. The silicon dioxide layer is thus formed. Subsequently, the silicon dioxide layer is removed, after which the third dielectric layer and the portion of the first conductive layer are etched untill the third dielectric layer on the top surface of the first conductive layer is removed. Next, a dielectric film is formed on the third dielectric layer. Finally, a second conductive layer is formed on the dielectric film to form a top electric electrode of the capacitor.
申请公布号 US6057205(A) 申请公布日期 2000.05.02
申请号 US19980014862 申请日期 1998.01.28
申请人 TEXAS INSTRUMENTS - ACER INCORPORATED 发明人 WU, SHYE-LIN
分类号 H01L21/02;H01L21/8242;(IPC1-7):H01L21/20 主分类号 H01L21/02
代理机构 代理人
主权项
地址