发明名称 |
Synchronous semiconductor memory device having a column disabling circuit |
摘要 |
Disclosed is a synchronous semiconductor memory device for prevent signals on activated and inactivated column selection lines from being overlapped, which comprises a memory cell array having at least two banks each divided into a plurality of blocks, each of the blocks having a plurality of memory cells arranged in form of matrix of a plurality of rows and columns; a timing register for generating an internal clock signal synchronized with an external clock signal; a column predecoder for decoding a column address for addressing one of the columns to generate a first address as block selection-information and a second address as column selection-information; a column decoder for selecting one of columns within block relevant to the first address in response to the second address synchronized with the Nth cycle (N is an integer) of the internal clock signal after disabling an addressed column at the (N-1)th cycle of the internal clock signal in response to a predetermined column disable signal; and a column selection line disabling circuit for generating the column disable signal only when the first address corresponding to column activated at the (N-1)th cycle of the internal clock signal is activated during the Nth cycle of the internal clock signal. With the device, even though the synchronous semiconductor memory device is operated at high speed, it is possible to prevent signals on each of the column selection lines activated and inactivated from being overlapped.
|
申请公布号 |
US6055207(A) |
申请公布日期 |
2000.04.25 |
申请号 |
US19980039781 |
申请日期 |
1998.03.16 |
申请人 |
SAMSUNG ELECTRONICS, CO., LTD. |
发明人 |
NAM, GA-PYO |
分类号 |
G11C11/413;G11C7/22;G11C8/10;G11C11/401;G11C11/407;(IPC1-7):G11C8/00 |
主分类号 |
G11C11/413 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|