发明名称 |
Clock skew circuit |
摘要 |
A clock circuit including an input terminal (300) for receiving a clock signal and a first pulse generator (302) coupled to the input terminal. The first pulse generator is operable to generate a voltage pulse in response to a logic-low voltage to logic-high voltage transition of the clock signal. The circuit also includes a second pulse generator (304) coupled to the input terminal, the second pulse generator being operable to generate a voltage pulse in response to a logic-high voltage to logic-low voltage transition of the clock signal. A first clock deskewing circuit (306) is coupled between the first pulse generator and a first clock signal output terminal and a second clock deskewing circuit (308) is coupled between the second pulse generator and a second clock signal output terminal. The circuit may also include an OR logic circuit (310) coupled to the first and second clock signal output terminals, and a third pulse generator (312) coupled to the OR logic circuit, the third pulse generator having a third clock signal output terminal (314).
|
申请公布号 |
US6049241(A) |
申请公布日期 |
2000.04.11 |
申请号 |
US19980030296 |
申请日期 |
1998.02.25 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
BROWN, BRIAN L.;NORWOOD, ROGER D. |
分类号 |
G06F1/10;(IPC1-7):H03K3/86 |
主分类号 |
G06F1/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|