发明名称 Redundancy circuitry for logic circuits
摘要 Redundant circuitry for a logic circuit such as a programmable logic device is provided. The redundant circuitry allows the logic circuit to be repaired by replacing a defective logic area on the circuit with a redundant logic circuit. Rows and columns of logic areas may be logically remapped by row and column swapping. The logic circuit contains dynamic control circuitry for directing programming data to various logic areas on the circuit in an order defined by redundancy configuration data. Redundancy may be implemented using either fully or partially redundant logic areas. Logic areas may be swapped to remap a partially redundant logic area onto a logic area containing a defect. The defect may then be repaired using row or column swapping or shifting. A logic circuit containing folded rows of logic areas may be repaired by replacing a defective half-row with a redundant half-row.
申请公布号 US6034536(A) 申请公布日期 2000.03.07
申请号 US19970982297 申请日期 1997.12.01
申请人 ALTERA CORPORATION 发明人 MCCLINTOCK, CAMERON;LEE, ANDY L.;CLIFF, RICHARD G.
分类号 G06F11/20;G11C29/00;H03K19/177;(IPC1-7):H03K19/003;H03K19/173 主分类号 G06F11/20
代理机构 代理人
主权项
地址