发明名称 Method for unlanded via etching using etch stop
摘要 A multilevel interconnect structure is formed in a manner that reduces the problems associated with the formation and subsequent filling of unlanded vias. A first level wiring line is provided on the surface of an interlayer dielectric. The upper surface and sidewalls of the first level wiring line are covered with an etch stop material that is different from the intermetal dielectric used to separate the first level of wiring line from upper levels of wiring lines. The intermetal dielectric layer is deposited over the first level wiring line and a via is etched through the intermetal dielectric to expose the etch stop material above the wiring line, with the via etch stopping on the etch stop material. Etch stop material is removed to expose a portion of the upper surface of the wiring line and a metal plug is formed within the via and then an upper level wiring line is formed in contact with the metal plug.
申请公布号 US6020258(A) 申请公布日期 2000.02.01
申请号 US19970982266 申请日期 1997.12.01
申请人 YEW, TRI-RUNG;LUR, WATER;SUN, SHIH-WEI 发明人 YEW, TRI-RUNG;LUR, WATER;SUN, SHIH-WEI
分类号 H01L21/311;H01L21/768;(IPC1-7):H01L21/44 主分类号 H01L21/311
代理机构 代理人
主权项
地址
您可能感兴趣的专利