发明名称 |
Vertical transistor and memory cell |
摘要 |
A method for manufacturing a three-dimensionally structured vertical transistor or memory cell forms a silicon-on-insulator (SOI) structure on a semiconductor substrate and sequentially deposits a drain region, a channel region and a source region on the SOI substrate structure. The transistor includes a cylinder-type gate insulation layer surrounding the channel region and a gate electrode surrounding the gate insulation layer, having increased integration. This process and structure avoid the characteristic degradation caused by the leakage current associated with the trench process and structure.
|
申请公布号 |
US6018176(A) |
申请公布日期 |
2000.01.25 |
申请号 |
US19970925394 |
申请日期 |
1997.09.08 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
LIM, BYUNG-HAK |
分类号 |
H01L29/78;H01L21/336;H01L21/8242;H01L21/84;H01L27/108;H01L29/786;(IPC1-7):H01L27/108;H01L29/76 |
主分类号 |
H01L29/78 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|