发明名称 TIMING ATTACK RESISTANT CRYPTOGRAPHIC SYSTEM
摘要 A method for determining a result of a group operation performed an integral number of times on a selected element of the group, the method comprises the steps of :representing the integral number as a binary vector; initializing an intermediate element to the group identity element; selecting successive bits, beginning with a left most bit, of the vector. For each of the selected bits; performing the group operation on the intermediate element to derive a new intermediate element; replacing the intermediate element with the new intermediate element; performing the group operation on the intermediate element and an element, selected from the group consisting of: the group element if the selected bit is a one; and an inverse element of the group element if the selected bit is a zero; replacing the intermediate element with the new intermediate element. In a final step, performing the group operation on the intermediate value and the inverse element if the last selected bit is a zero; and replacing the intermediate element therewith, to obtain the result, whereby each of the bits of the integral is processed with substantially equal operations thereby minimizing timing attacks on the cryptographic system.
申请公布号 CA2243761(A1) 申请公布日期 2000.01.21
申请号 CA19982243761 申请日期 1998.07.21
申请人 CERTICOM CORP. 发明人 LAMBERT, ROBERT J.;VADEKAR, ASHOK
分类号 G09C1/00;G06F7/48;G06F7/72;H04L9/30;(IPC1-7):H04L9/28 主分类号 G09C1/00
代理机构 代理人
主权项
地址