摘要 |
The ESD protection circuit disclosed, including: a second conductivity of well formed in a predetermined portion of a first conductivity of semiconductor substrate; a first conductivity of first impurity region and second conductivity of second impurity region, formed in the second conductivity of well; a first gate electrode formed on the semiconductor substrate, and second gate electrode formed on the first gate electrode, the first gate electrode being isolated from the semiconductor substrate; second conductivity of third and fourth impurity regions, formed in a portion of the semiconductor substrate, the portion being placed on both sides of the first and second gate electrodes; and a second conductivity of fifth impurity region formed on the semiconductor substrate, the fourth and fifth impurity regions having an isolation layer therebetween. |