Digital programmable clock generator

摘要

A programmable clock circuit (50) generates a plurality of phase clock signals (250,260,270) in correspondence with an associated control word (80) programmed into a memory (130). The programmable clock circuit is implemented digitally in an application specific integrated circuit. Each phase clock signal is synchronized by a master clock signal (240) which reduces signal jitter and improves phase signal accuracy. <IMAGE>