发明名称 PULSE AMPLIFIER CIRCUIT
摘要 PURPOSE:To omit the tertiary winding of the pulse transformer for the circuit which generates the gate pulse of the thyristor by resetting the pulse transformer during the half cycle free from the control. CONSTITUTION:The capacitor is charged to the negative peak value via diode D when the negative voltage is being generated at secondary winding NP2 of transformer T. Thyristor th conducts via phase shifter PS for the period of generation of the positive voltage, and capacitor C has discharge via primary winding NP1 of pulse transfofmer CP. As a result, the high output pulse is obtained at winding NP2. And the tertiary winding can be omitted for transformer CP since diode D is provided in parallel to thyristor th.
申请公布号 JPS5575338(A) 申请公布日期 1980.06.06
申请号 JP19780147923 申请日期 1978.12.01
申请人 HITACHI LTD 发明人 KUROSAWA TOSHIAKI;SHIMA KIYOYA;ANDOU TAKEYOSHI;INABA HIROMI;KUROBA HIROAKI
分类号 H03K3/352;H03K3/35 主分类号 H03K3/352
代理机构 代理人
主权项
地址