| 摘要 |
A memory integrated circuit includes a memory cell array, data lines 211 for transferring data to and from the memory cell array, data storage circuitry 200 coupled between the memory cell array and the data lines, and programmable circuitry 202, 206, 208 coupled to the data storage circuitry and responsive to control inputs and a clock signal for releasing data in the data storage circuitry. In further embodiments, the data storage circuitry includes a latch and the programmable circuitry includes circuitry for counting a predetermined number of cycles of the clock signal prior to releasing data in the data storage circuitry. The integrated circuit may also include circuitry 302 for transferring data to or from said array in a burst comprising a plurality of data bits.
|
