发明名称 SHARED BUFFER CONTROLLER
摘要 <p>PROBLEM TO BE SOLVED: To obtain a simple controller by simultaneously writing input data blocks among several time slots through different shared subbuffers, preferentially reading a data block to be sent to an output writing and performing arbitration between writing and reading in each time slot. SOLUTION: A write selection circuit 34 commands one of p pieces of shared sub buffers 30l to 30p so as write a parallel output 17 of a multiplexer 16 at a prescribed time. A read selection circuit 42 allows one of the shared subbuffers 30 to transmit a data block of c-bits to c pieces of OR gates 40 at an arbitrary prescribed time. Writing and reading means to store a data block in an empty storage place of the shared buffer 30 and to extract it from a storage place and the reading takes priority over writing. Thus, time that is allocated to writing and reading operation becomes largest in a given cycle period, with a simple configuration.</p>
申请公布号 JPH11266272(A) 申请公布日期 1999.09.28
申请号 JP19980335427 申请日期 1998.11.26
申请人 ALCATEL CIT 发明人 HENRION MICHEL
分类号 H04L13/08;H04L12/56;H04Q3/00;(IPC1-7):H04L12/28 主分类号 H04L13/08
代理机构 代理人
主权项
地址