发明名称 MATCHED FILTER CIRCUIT
摘要 PROBLEM TO BE SOLVED: To obtain the circuit with low power consumption that can be adopted by a portable terminal by storing data rows obtained by over-sampling while shifting them sequentially, storing spread codes, multiplying data stored in registers with the spread code stored in spread code registers, storing a sum output while shifting it and summing totally stored contents. SOLUTION: Shift registers 2111, 2112; 2121, 2122;...; 21n1 each stage consisting of two shift registers except the final stage activated by a clock CLK store data rows received by double over-sampling while sequentially shifting them. Then only the stored contents of the shift registers 2111, 2112, 2121, 2122,..., 21n1 which are of respectively upper-stream side of each stage are outputted to multipliers 231, 232,..., 23n at any time. On the other hand, code storage registers 221, 222,..., 22n store spread codes and the storage contents are outputted to multipliers 231,..., 23n at any time. The results of the multiplication are totally summed by an adder 25.
申请公布号 JPH11261442(A) 申请公布日期 1999.09.24
申请号 JP19980055195 申请日期 1998.03.06
申请人 CASIO COMPUT CO LTD 发明人 YAMAMOTO RYOHEI
分类号 H03H17/02;G06F17/10;H04B1/707;H04B1/7093;H04L7/00 主分类号 H03H17/02
代理机构 代理人
主权项
地址