Method and system for efficient register sorting for three dimensional graphics

摘要

A polygon vertex sorting circuit for a three dimensional graphics computer system. The system of the present invention includes a swap configuration circuit coupled to receive a plurality of vertex address corresponding to a plurality of vertices of a polygon. The swap configuration circuit is coupled to an address input bus to receive the plurality of vertex addresses. An address output interface circuit is coupled to the swap configuration circuit. The address output interface circuit interfaces the output of the swap configuration circuit with an address output bus. A control circuit is coupled to the swap configuration circuit and the output interface circuit. The control circuit sorts the plurality of vertices by configuring the swap configuration circuit and the address output interface circuit to output a swapped vertex address via the address output bus in response to receiving one of the plurality of vertex addresses via the address input bus.