发明名称 |
High speed ratioed CMOS logic structures for a pulsed input environment |
摘要 |
A logic structure adapted to receive pulsed active input signals produces a logical output with a very small inherent switching delay. Pull-down transistors and complementary pull-up transistors are ratioed such that the default logical output level remains close to nominal even when the logic structure sinks or sources a DC current. When the pulsed input signals are inactive, no DC current path is enabled.
|
申请公布号 |
US5942917(A) |
申请公布日期 |
1999.08.24 |
申请号 |
US19970999102 |
申请日期 |
1997.12.29 |
申请人 |
INTEL CORPORATION |
发明人 |
CHAPPELL, BARBARA A.;CHAPPELL, TERRY I.;MILSHTEIN, MARK S.;FLETCHER, THOMAS D. |
分类号 |
H03K19/20;H03K19/0948;H03K19/096;(IPC1-7):H03K19/094 |
主分类号 |
H03K19/20 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|