发明名称 Multiple processor, distributed memory computer with out-of-order processing
摘要 A distributed memory computer architecture associates separate memory blocks with their own processors, each of which executes the same program. A processor fetching data or instructions from its local memory also broadcasts that fetched data or instruction to the other processors to cut the time required for them to request this data. Runs of instruction and data local to one processor providing improved performance that is captured by the system as a whole by the ability of the other processors not executing local data or instructions to execute instructions out of order and return to find the data ready in buffer for rapid use.
申请公布号 US5943501(A) 申请公布日期 1999.08.24
申请号 US19970884050 申请日期 1997.06.27
申请人 WISCONSIN ALUMNI RESEARCH FOUNDATION 发明人 BURGER, DOUGLAS C.;KAXIRAS, STEFANOS;GOODMAN, JAMES R.
分类号 G06F9/50;G06F12/08;(IPC1-7):G06F15/00 主分类号 G06F9/50
代理机构 代理人
主权项
地址