| 发明名称 |
Parameterized cells for generating dense layouts of VLSI circuits |
| 摘要 |
The invention provides a technique, given a netlist containing a description of the terminal connections and the length and width of each device in a circuit, for automatically producing a layout for each device in that circuit.
|
| 申请公布号 |
US5920486(A) |
申请公布日期 |
1999.07.06 |
| 申请号 |
US19960699095 |
申请日期 |
1996.08.16 |
| 申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
BEAHM, MARTIN EMERY;CHAPPELL, TERRY IVAN;JOSHI, RAJIV VASANT |
| 分类号 |
G06F17/50;H01L27/02;H01L27/092;(IPC1-7):G06F17/00 |
主分类号 |
G06F17/50 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
