发明名称 Method and system for interfacing an upgrade processor to a data processing system
摘要 A data processing system is disclosed which includes a first processor having an m-byte data width, an n-byte data bus, where n is less than m, and a second processor electrically coupled to the bus which performs bus transactions utilizing n-byte packets of data. An adaptor is electrically coupled between the first processor and the bus which converts n-byte packets of data input from the bus to m-byte packets of data, and converts m-byte packets of data input from the first processor to n-byte packets of data, thereby enabling the first processor to transmit data to and receive data from the bus utilizing m-byte packets of data. In a second aspect of the present invention, a method and system are provided for arbitrating between two bus masters having disparate bus acquisition protocols. In response to a second bus master asserting a bus request when a first bus master controls the bus, control of the bus is removed from the first bus master. Thereafter, in response to a signal transmitted from an arbitration control unit to the first bus master instructing the first bus master to terminate its bus transactions, control of the bus is granted to the second bus master. In response to the second bus master terminating its bus request, control of the bus is granted to the first bus master and a signal is transmitted from the arbitration control unit to the first bus master acknowledging the grant of control.
申请公布号 US5898857(A) 申请公布日期 1999.04.27
申请号 US19940354701 申请日期 1994.12.13
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 BEAMAN, DANIEL PAUL;CARPENTER, GARY DALE;DEAN, MARK EDWARD;VOIGT, WENDEL GLENN
分类号 G06F13/36;G06F13/362;G06F13/40;(IPC1-7):G06F13/00;G06F15/177 主分类号 G06F13/36
代理机构 代理人
主权项
地址