发明名称 Method for improved interrupt processing in a computer system
摘要 A method and apparatus for reducing the number of interrupts issued by a first device to a second device in a computer system. A delay interval is specified to the first device, the delay interval indicating an amount of time for the first device to wait after receiving data from the second device before issuing an interrupt to the second device. The first device issues the interrupt immediately after receiving the data from the second device when the specified delay is zero. When the delay is non-zero, the first device is scheduled to interrupt the second device after the delay interval expires. If a second unit of data is received from the second device before the delay interval expires, the scheduled interrupt is canceled. Otherwise, the interrupt is issued immediately after the delay interval expires.
申请公布号 US5881296(A) 申请公布日期 1999.03.09
申请号 US19960725297 申请日期 1996.10.02
申请人 INTEL CORPORATION 发明人 WILLIAMS, STEVEN D.;MARTIN, PHILIP
分类号 G06F13/24;(IPC1-7):G06F9/46;G06F13/14 主分类号 G06F13/24
代理机构 代理人
主权项
地址