发明名称
摘要 PURPOSE:To attain the multifunction and high-performance of a memory device by dividing a memory array in the extending direction of a data line, and providing an arithmetic circuit which performs the prescribed arithmetic processing on the plural memory data read out from a column address corresponding to the each memory array adjacently to the extension line. CONSTITUTION:The memory arrays MARY0-MARY3 are divided in the extension direction of the data lines, and adjacently to the extension line, the operation circuits ALs which perform the prescribed operation processing on the plural memory data read out from the corresponding column address of the each memory array of MARY0-MARY3 are provided. And, for example, to the each memory array of MARY0-MARY3, the plural picture image data corresponding to the plural screens and the mask data, etc., previously to combine and partially delete these data are written in, simultaneously read out them and the various operation processings for the multidisplay of the screens and the image synthesis by window, etc., and the voice synthesis, etc., are performed. In such a manner, the data rate of the image processing system, etc., is restricted without disturbing the simplification, the multifunction and the high-performance are enhanced.
申请公布号 JP2865712(B2) 申请公布日期 1999.03.08
申请号 JP19890177904 申请日期 1989.07.12
申请人 HITACHI SEISAKUSHO KK 发明人 KOBAYASHI MITSUTERU
分类号 G11C11/401;G06F12/00;G06F12/04;G06T1/60;G09G5/00;G09G5/12;G10L11/00;G11C7/00;H01L27/10 主分类号 G11C11/401
代理机构 代理人
主权项
地址