| 摘要 |
<p>An automated method (fig. 2, figs. 12a-12l) of identifying width, depth, access time, control line configurations, and part type of any of a plurality of different synchronous memories. A nested loop process (fig. 19) is used to develop, and apply to a synchronous memory being identified, trial control line configurations taken from ordered entries of tables representative of the plurality of synchronous memories. The width, depth, control line configurations, and part type are determined from the responses evoked from the synchronous memory being identified. The delay between a read command issued by the test system CPU (80 of figs. 6a) and a reading of bit patterns from the synchronous memory is incremented in finite steps in successive write/read iterations until the bit pattern read is identified to the bit pattern written into the synchronous memory, thereby identifying the access time of the synchronous memory.</p> |
