发明名称 Fast EPROM array
摘要 Each read line in a memory array containing a plurality of alternating bit lines and read lines with columns of memory cells therebetween, is broken into a plurality of electrically isolatable segments. As a result, the capacitance associated with each read line is significantly reduced and the speed of reading information from or writing information into a memory cell is significantly increased while at the same time not decreasing the density of the array.
申请公布号 US5862076(A) 申请公布日期 1999.01.19
申请号 US19920908595 申请日期 1992.06.30
申请人 WAFERSCALE INTEGRATION, INC. 发明人 EITAN, BOAZ
分类号 G11C17/00;G11C7/18;G11C16/04;G11C16/26;H01L21/8247;H01L27/115;(IPC1-7):G11C16/06 主分类号 G11C17/00
代理机构 代理人
主权项
地址