发明名称 Method and apparatus for parity block generation
摘要 An apparatus for generating parity blocks in a RAID system includes a PRAM control unit, two parity memories each coupled to the PRAM control unit, and in several alternative embodiments, a valid contents memory for tracking the contents of the parity memories. Parity blocks are generated by performing an exclusive OR operation between all of the corresponding data words in the data blocks of the stripe. Results of the exclusive OR operations are alternately stored in the two parity memories. Alternately dedicating one parity memory for storing the results of the exclusive OR operation which will be performed and one parity memory from which the results of the previous exclusive OR operation are loaded allows computation of the parity block to be performed at a higher rate than configurations which use a single parity memory. In a first embodiment of the PRAM control unit, a flip/flop tracks which of the two parity memories contains the valid contents. A second embodiment of the apparatus uses a valid contents memory and a top counter to support the generation of the parity block with fragmented in order transfers of data blocks in the stripe. The preferred embodiment of the apparatus for generating parity blocks allows generation of parity blocks while data block fragments are transferred over the bus without regard to order. The preferred embodiment employs a set of first access bits stored in the valid contents memory to indicate to which storage locations in the parity memories data words have previously been stored.
申请公布号 US5856989(A) 申请公布日期 1999.01.05
申请号 US19960696220 申请日期 1996.08.13
申请人 HEWLETT-PACKARD COMPANY 发明人 OLDFIELD, BARRY J.;PETERSEN, MARK D
分类号 G06F12/16;G06F3/06;G06F11/10;G06F11/20;G11B20/18;(IPC1-7):G06F11/10 主分类号 G06F12/16
代理机构 代理人
主权项
地址