发明名称 Method of and apparatus for selectively engaging an internal trap filter and implementing an external trap filter through a single pin
摘要 A method of and apparatus for selectively engaging an internal trap filter and implementing an external trap filter through a single pin routes a separate luminance signal through the pin or through an internal trap filter based on the logical voltage level at the pin. When implementing an external trap filter the external components comprising the filter are coupled between the pin and ground and a voltage level of the pin is maintained at a logical low voltage level. When the pin is at a logical low voltage level, two path switches are closed and the separate luminance signal is routed through the pin to be filtered by the external trap filter. The internal trap filter is engaged by coupling a precision resistor between the pin and a power supply voltage thereby pulling the voltage level of the pin to a logical high voltage level and opening the two path switches to bypass the pin and route the separate luminance signal through an internal trap filter. When the voltage level of the pin is at a logical high voltage level, a bias switch is closed thereby providing a bias current, created from the voltage drop across the precision resistor, to the internal trap filter. The internal trap filter is activated by the bias current and filters the separate luminance signal according to the value of the bias current, before the separate luminance signal is combined with the separate chrominance signal. The value of the bias current is controlled by the value of the precision resistor.
申请公布号 AU7276398(A) 申请公布日期 1998.11.27
申请号 AU19980072763 申请日期 1998.05.01
申请人 SONY ELECTRONICS INC. 发明人 MEHRDAD NAYEBI;DUC NGO
分类号 H04N9/78 主分类号 H04N9/78
代理机构 代理人
主权项
地址