发明名称 Integrated pre-adder for a multiplier
摘要 A preadder for a multiplier integrates a pre-adder and Booth encoder. The integrated pre-adder/Booth encoder comprises multiple stages, each of which adds and encodes multiple bits (usually two) of two numbers x and y. Each stage comprises three blocks, a first carry generation block, a second carry generation block, and an output code generation block. The x input bits and y input bits are input into the first carry block, which generates a first carry out and multibit combination signal, which generally comprises the x input bits and y input bits carried straight through or only slightly modified. The combination signal and a first carry in signal are inputs to the second carry generation block. Generally, the first carry in is the is the first carry out of another stage which is combining less significant bits than the present stage. The second carry generation block generates a second carry out signal and a sum signal. The sum signal generally comprises bits of x added or otherwise combined with bits of y. The sum signal and a second carry in signal are inputs to the code generation block. Generally, the second carry in signal is the second carry out signal of another stage which is adding less significant bits. The code generation block generates the Booth code of the sum signal, accounting for the second carry in signal.
申请公布号 US5835393(A) 申请公布日期 1998.11.10
申请号 US19960752021 申请日期 1996.11.19
申请人 AUDIOLOGIC HEARING SYSTEMS, L.P. 发明人 MELANSON, JOHN LAURENCE;MOELLER, FINN THOEGER
分类号 G06F7/52;G06F7/544;(IPC1-7):G06F7/52 主分类号 G06F7/52
代理机构 代理人
主权项
地址