发明名称 MOS four-quadrant multiplier including the voltage-controlled-three-transistor V-I converters
摘要 A MOS four-quadrant multiplier for outputting a combined differential output current corresponding to the product of first and second differential input voltages has first and second two-quadrant multipliers each having a differential output. The combined differential output current includes a plurality of differential output currents. First and second two-quadrant multipliers included in the MOS four-quadrant multiplier each have first and second pairs of transistors including sources connected in common to each other. A third pair of transistors is connected in cascode to the first pair of transistors as a load on the first pair of transistors. In each of the two-quadrant multipliers, the second pair of transistors has drains which are not connected in common to drains of the third pair of transistors. The second pair of transistors has gates respectively connected to drains of said first pair of transistors and sources of said third pair of transistors. The third pair of transistors of each of the first and second two-quadrant multipliers have gates connected in common to each other at a node. Each differential output current generated in a corresponding one of the first and second two-quadrant multipliers includes at least a drain current of the second pair of transistors. The differential outputs of the first and second two-quadrant multipliers are connected to each other to output the combined differential output current. The first differential input voltage is applied between the gates of the first pair of transistors, and the second differential input voltage is applied between the node of the first two-quadrant multiplier and the node of the second two-quadrant multiplier.
申请公布号 US5825232(A) 申请公布日期 1998.10.20
申请号 US19970857819 申请日期 1997.05.16
申请人 NEC CORPORATION 发明人 KIMURA, KATSUJI
分类号 G06G7/164;(IPC1-7):G06F7/44 主分类号 G06G7/164
代理机构 代理人
主权项
地址