| 摘要 |
A programmable packet header processor apparatus reads, processes and reformats fields within a header of a data packet. The processor comprises a programmable header translator device which employs a plurality of parallel processing logic blocks 10a-10c for high throughput. The logic blocks operate with a downloaded microcode so that the processing algorithms can be easily modified for new protocol definitions.
|
