发明名称 Configuration simulating method employing string model for simulating layer configuration of silicon wafer
摘要 A configuration simulating method for a layer deposited on a silicon wafer comprising the steps of: (a) generating a string of modeling data, obtained by connecting coordinate points on a contour of a section, wherein the section is obtained by cutting a plane perpendicular to an open surface of a cylindrical contact hole, for modeling a configuration of said cylindrical contact hole formed within said silicon wafer; (b) extracting flux vectors, flowing into a predetermined one of said coordinate points on the string of modeling data, by analyzing a flux vector of particles to be deposited on said silicon wafer, wherein said particles are present in a gas phase; (c) deriving an intersection of the straight line extended from said coordinate point in the direction of said flux vector; (d) judging whether said flux vector becomes null due to a shadow effect related to said cylindrical contact hole; (e) moving from said predetermined one of said coordinate points to another of said coordinate points corresponding to the projection of said flux vector on the plane, when said flux vector is judged as not becoming null; (f) repeating steps (a) through (e) until all of the flux vector flowing into said coordinate point has been extracted; and (g) repeating steps (a) through (e) until all coordinate points have been selected.
申请公布号 US5815684(A) 申请公布日期 1998.09.29
申请号 US19950527452 申请日期 1995.09.13
申请人 NEC CORPORATION 发明人 OHTA, TOSHIYUKI;YAMADA, HIROAKI;SHINMURA, TOSHIKI
分类号 C23C14/24;C23C14/34;C23C16/52;G06F17/11;G06F19/00;H01L21/00;H01L21/285;H01L21/316;(IPC1-7):G06F17/18 主分类号 C23C14/24
代理机构 代理人
主权项
地址
您可能感兴趣的专利