发明名称 |
Apparatus for generation of control signals from the read cycle rate and read speed of a memory |
摘要 |
A computer system including a cache which has a wave pipeline read controller is described. The system in addition to the cache memory includes a processor coupled to the cache memory. The processor includes a register stack which stores values corresponding to a wave number and read speed which is loaded as part of a configuration of the processor. The processor determines a repetition rate for read data corresponding to a difference between the values of read speed and wave number. The processor includes a logic delay line comprised of a plurality of clock delay elements, each of said elements providing successively increasing discrete delays to a clock signal fed to the logic delay line. The delay line is used to provide inputs to a first and second multiplexer which are respectively controlled by a signal corresponding to a desired repetition rate for read cycles and a signal corresponding to the read speed of the cache memory. The delay pipeline permits address cycles to initiated earlier increasing data read bandwidth while reducing data valid windows.
|
申请公布号 |
US5805872(A) |
申请公布日期 |
1998.09.08 |
申请号 |
US19950525108 |
申请日期 |
1995.09.08 |
申请人 |
DIGITAL EQUIPMENT CORPORATION |
发明人 |
BANNON, PETER JOSEPH |
分类号 |
G06F12/08;G06F13/42;(IPC1-7):G06F1/04 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|