发明名称 Variable pitch stagger die for optimal density
摘要 A bond pad layout for an integrated circuit die. The integrated circuit has four opposing sides that intersect at four corners of the die. The top surface of the integrated circuit has a plurality of bond pads that extend along each side of the die. The bond pads are typically coupled to corresponding bond fingers of an integrated circuit package by bond wires. The spacing pitch of the bond pads in the center portions of the die are smaller than the bond pad pitch at the corners of the die. The larger bond pad pitch at the corners of the die compensate for fanout of the bond wires. The smaller bond pad pitch in the center portions of the die optimizes the number of bond pads that can be formed on the integrated circuit. The bond pad layout thus optimizes the number of bond pads while compensating for the fanout of the bond wires.
申请公布号 US5801450(A) 申请公布日期 1998.09.01
申请号 US19960733518 申请日期 1996.10.18
申请人 INTEL CORPORATION 发明人 BARROW, MICHAEL
分类号 H01L23/485;H01L23/498;(IPC1-7):H01L23/48 主分类号 H01L23/485
代理机构 代理人
主权项
地址