发明名称 Adaptive clock recovery apparatus for supporting multiple bit transmission rates
摘要 An adaptive clock recovery apparatus. The adaptive clock recovery apparatus comprises a clock switching unit for switching a sample clock to be input from outside according to an adaptive clock controlling signal; a sample counting unit for inputting both a reset signal from the outside and an output from the clock switching unit, and outputting sample data by an operation depending upon a buffer state signal; an adaptive clock controlling unit for inputting the sample clock, the buffer state signal, the reset signal, and the sample data from the sample counting unit, and outputting the adaptive clock controlling signal to the clock switching unit; a reception frequency processing unit for inputting reception frequency from outside, and outputting frequency set up data; an adaptive clock generating unit for inputting both the frequency set up data from the reception frequency processing unit and the adaptive clock controlling signal from the adaptive clock controlling unit, and outputting the adaptive clock to the outside; and a buffering unit for outputting image data input from outside to the outside according to the adaptive clock of the adaptive clock generating unit, and also outputting the buffer state signal to the adaptive clock controlling unit and the sample counting unit, respectively.
申请公布号 US5802119(A) 申请公布日期 1998.09.01
申请号 US19960754093 申请日期 1996.11.20
申请人 ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE;KOREA TELECOMMUNICATION AUTHORITY 发明人 JUNG, DONG BUM;KANG, HUN
分类号 H04L7/00;H04J3/06;H04N7/62;(IPC1-7):H04L7/00 主分类号 H04L7/00
代理机构 代理人
主权项
地址