SYSTEM FOR CONTROLLING AN INTERNALLY-INSTALLED CACHE MEMORY

摘要

A cache uses A bits of an offset portion which are not subjected to the address translation of the logical address and B bits of the portion other than the offset portion, which are subjected to an address translation. It has an address monitor portion having a tag portion corresponding to the tag portion of the CPU using only A bits of the offset portion of the set address which are used as the set address in the cache and having a 2B x N-way set associative structure and means for making said tag portion of the cache to correspond to said tag portion of the address monitor portion, thereby performing management of N address stored in the tag portion of the address monitor portion and transmitting the result of the management of the address to the cache and for invalidating corresponding recording portion of the tag in the cache.