发明名称 Method and system for ATM cell multiplexing under constant bit rate, variable bit rate and best-effort traffic
摘要 A method and system are disclosed for scheduling the assignment and writing of cells from cell sources into a outgoing bitstream transmitted from each device of an ATM communications network. The timeslots are organized into fixed length cycles which cycles each have a sequence of N timeslots, where N is an integer >1. Furthermore, each cycle is divided into at least one round comprising a variable length subsequence of the timeslots of the cycle. During each timeslot of a uniform timeslot clock, at least one subset of the sources is identified. Each subset corresponds to a round. One cell from each subset is assigned to, and written into, a respective timeslot of the corresponding round. During each timeslot of the timeslot clock, each of the sources is assigned a priority state depending on how many cells of that source have been previously assigned to timeslots during the current cycle and whether or not that source has a cell available for assignment to a round during that timeslot. The highest priority state assigned to any source during each timeslot is identified. One of the cells of each source with the identified highest priority state are assigned to, and written into, a timeslot of a corresponding round, in a round-robin fashion, to form the subsequence of cells of that round.
申请公布号 US5771234(A) 申请公布日期 1998.06.23
申请号 US19950568413 申请日期 1995.12.06
申请人 INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE 发明人 WU, CHIUNG-SHIEN;MA, GIN-KOU
分类号 H04Q3/00;H04J3/06;H04J3/24;H04L12/56;H04L29/06;H04Q11/04;(IPC1-7):H04J3/22;H04L12/54 主分类号 H04Q3/00
代理机构 代理人
主权项
地址