发明名称 Apparatus for controlling FIFO buffer data transfer by monitoring bus status and FIFO buffer thresholds
摘要 This invention provides efficient and flexible data transfer management for a First-In First-Out (FIFO) buffer connects to a system bus and implements multiple data thresholds (e.g., two). Data transfer by the FIFO is controlled by either casually or more aggressively acquiring the system bus based on the amount of data inside the FIFO and on the state of the system bus. By balancing the bus activity level against the FIFO data level, bus access is facilitated at times when the bus has lower activity. This makes the FIFO less obtrusive when moving data across the bus. As a result, the bus is used more efficiently. The system bus is casually acquired when the FIFO data level reaches a soft threshold and the system bus is idle. Casual control of the system bus is relinquished when request from another device sharing the bus is received and a predetermined amount of data has been transferred. On the other hand, the system bus is more aggressively acquired when the FIFO data level reaches a hard threshold. Aggressive control of the system bus is relinquished only when data transfer is complete or when there is an emergency condition such as bus error. The thresholds can be dynamically adjusted based on the bus activity level. In another embodiment of the present invention, the amount of data transfer varies depending on whether the soft or hard threshold is crossed.
申请公布号 US5771356(A) 申请公布日期 1998.06.23
申请号 US19950368562 申请日期 1995.01.04
申请人 CIRRUS LOGIC, INC. 发明人 LEGER, GEARY;CHARI, SRIRAMAN
分类号 G06F13/38;(IPC1-7):G06F13/00;G06F13/14 主分类号 G06F13/38
代理机构 代理人
主权项
地址