发明名称 |
Method and apparatus for reducing cumulative time delay in synchronizing transfer of buffered data between two mutually asynchronous buses |
摘要 |
An interface between first and second data buses includes a first bus state machine which controls data transfers from the first data bus to a data buffer. The interface includes a second bus state machine which controls data transfers from the data buffer to the second data bus. The data buffer includes a plurality of storage locations accessed on a first-in/first-out basis. A respective valid data flag for each storage location is set by the first bus state machine when data are stored in the storage location from the first data bus and is cleared by the second bus state machine when data are transferred from the storage location to the second data bus. The data valid flags are synchronized with first and second bus clocks respectively associated with the first and second bus state machines to assure that the data valid flags change synchronously with respect to each state machine. In order to reduce the time required to output sequential data from multiple data locations in the data buffer, each data valid flag is synchronized independently so that when the second bus state machine selects a new buffer location from which to output data, the data valid flag associated with the new buffer location is already synchronized with the second bus clock and can be immediately checked by the second bus state machine to determine if the data in the new buffer location is valid.
|
申请公布号 |
US5764966(A) |
申请公布日期 |
1998.06.09 |
申请号 |
US19970878230 |
申请日期 |
1997.06.18 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
MOTE, JR., L. RANDALL |
分类号 |
C08J9/232;B29C39/10;B29C67/20;B29K23/00;B32B5/18;B32B27/32;G06F13/00;G06F13/36;G06F13/40;G06F13/42;G11C7/00;G11C11/401;(IPC1-7):G06F1/12 |
主分类号 |
C08J9/232 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|