发明名称 |
Method and system for cache coherence despite unordered interconnect transport |
摘要 |
A method and system for providing cache coherence despite unordered interconnect transport. In a computer system of multiple memory devices or memory units having shared memory and an interconnect characterized by unordered transport, the method comprises sending a request packet over the interconnect from a first memory device to a second memory device requiring that an action be carried out on shared memory held by the second memory device. If the second memory device determines that the shared memory is in a transient state, the second memory device returns the request packet to the first memory device; otherwise, the request is carried out by the second memory device. The first memory device will continue to resend the request packet each time that the request packet is returned.
|
申请公布号 |
US5761721(A) |
申请公布日期 |
1998.06.02 |
申请号 |
US19960678336 |
申请日期 |
1996.07.11 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
BALDUS, DONALD FRANCIS;DUFFIELD, NANCY JOAN;HOOVER, RUSSELL DEAN;WILLIS, JOHN CHRISTOPHER;ZIEGLER, FREDERICK JACOB |
分类号 |
G06F12/08;(IPC1-7):G06F12/00 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|